Speeding Up Failure Analysis Using Fab and Design Data

Rao Desineni;

Rao Desineni

GLOBALFOUNDRIES

Search for other works by this author on:

Yan Pan

GLOBALFOUNDRIES

Search for other works by this author on:

Abstract

This column discusses the benefits of using IC design and wafer-processing test data for failure analysis.

This content is only available as a PDF.

2017

ASM International

You do not currently have access to this content.

Don't already have an account? Register

You could not be signed in. Please check your email address / username and password and try again.