This article describes a yield-driven approach for characterizing IC logic failures at the wafer level and presents several case studies to demonstrate its versatility and assess its value.

logic failures, wafer-level testing, yield impact
This content is only available as a PDF.
Copyright © ASM International® 2014
2014
ASM International
Topics
Semiconductor wafer fabrication Test method evaluation
You do not currently have access to this content.