Abstract
The second phase of the IARPA Circuit Analysis Tools (CAT) program, which ended in June 2015, focused on the development of prototype tools to demonstrate scalability to the 10 nm node. Our guest columnist, IARPA Program Manager, Carl E. McCants, provides a summary of what the participating teams accomplished.
This content is only available as a PDF.
Copyright © ASM International® 2015
2015
ASM International
You do not currently have access to this content.
