A team of semiconductor engineers recently developed a new fault localization method tailored for high-resistance faults. In this article, they discuss the basic principle of the technique and explain how they validated it for various test cases.

copper electroplating, defect localization, high-resistance faults
This content is only available as a PDF.
Copyright © ASM International® 2005
2005
ASM International
Topics
Electroplating Semiconductor wafer fabrication Test method evaluation
You do not currently have access to this content.